Reduced-Memory Direct Digital Frequency Synthesizer Using Parabolic Initial Guess
نویسندگان
چکیده
Based on the parabolic approximation, which was recently introduced by the authors, a new architecture for sine-output direct digital frequency synthesizers has been developed. Due to using this approximation, and also considering several memory-reduction techniques, the proposed architecture is so designed that needs only 728 bits read-only memory for mapping a 12-bit phase address to 10-bit sine amplitude. The synthesizer has also been implemented and the experimental results show its desired operation and performance.
منابع مشابه
Design and Simulation of a Modified 32-bit ROM-based Direct Digital Frequency Synthesizer on FPGA
This paper presents a modified 32-bit ROM-based Direct Digital Frequency Synthesizer (DDFS). Maximum output frequency of the DDFS is limited by the structure of the accumulator used in the DDFS architecture. The hierarchical pipeline accumulator (HPA) presented in this paper has less propagation delay time rather than the conventional structures. Therefore, it results in both higher maximum ope...
متن کاملSine Approximation for Direct Digital Frequency Synthesizers and Function Generators
There are several compression methods for phase to amplitude converter for sine function. In this paper, the linear and parabolic approximation of equi-section division utilizing the symmetry property and amplitude approximation of a sinusoidal waveform for direct digital frequency synthesizer (DDS) and also for other waveform applications, e.g. function generators and telecommunication devices...
متن کامل, Anindya Sundar Dhar , Sunandan Bhunia DIRECT DIGITAL FREQUENCY SYNTHESIZER DESIGN WITH MODIFIED PARABOLIC METHOD APPROXIMATION METHOD
The efficiency of the traditional DDFS is greatly depends on the large size of memory. The ROM less architecture for generating sine wave and its necessary corrective measure based on parabola has already been developed. This paper proposes a modified parabola by adding a triangular wave to achieve a sine wave with less distortion. This architecture gives better performance.
متن کاملAn optimized Direct Digital Frequency Synthesizer (DDFS)
An optimized Direct Digital Frequency Synthesizer (DDFS) design in terms of reduced ROM, high throughput and speed is designed in this paper. DDFS is designed with 200 MHz reference clock frequency and 32 bit FTW for the generation of sine and cosine signal with 16 bit output frequency having frequency resolution of 0.0466 Hz and Phase resolution of 0.0055°. DDFS design is simulated using VHDL ...
متن کاملA ROM-Less Direct Digital Frequency Synthesizer Based on Bezier Curve Approximation
This paper describes the design and implementation of a ROM-Less Direct Digital Frequency Synthesizer (DDS) using Bezier curve approximation. With Bezier curve approximation, phase values between 0 to π are mapped to sine amplitudes. Then, half wave symmetry of sine wave is exploited to construct full sine wave. The proposed approximation introduces maximum error of 7.9×10, which is equivalent ...
متن کامل